

DM54LS107A/DM74LS107A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs

General Description

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the negative going edge of the clock pulse. The data on the J and K inputs may change while the clock is high or low without affecting the outputs as long as setup and hold times are not violated. A low logic level on the clear input will reset the outputs regardless of the logic levels of the other inputs.


DM54LS107A/DM74LS107A Dual Negative-Ed

Ige-Triggered Master-Slave

-K Flip-Flops with Clear and Complementary Outputs

June 1989





© 1995 National Semiconductor Corporation TL/F/6367

RRD-B30M105/Printed in U. S. A.

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
DM54LS	-55°C to +125°C
DM74LS	0°C to +70°C
Storage Temperature Range	-65° C to $+150^{\circ}$ C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol Parameter		neter	DM54LS107A			DM74LS107A			Units	
Symbol	Falai	Faranieter		Nom	Max	Min	Nom	Max	Units	
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V	
VIH	High Level Input Voltage Low Level Input Voltage		2			2			V	
VIL					0.7			0.8	V	
IOH	High Level Output Current				-0.4			-0.4	mA	
taSheet4U.c	Low Level Output Current				4			8	mA	
f _{CLK}	Clock Frequency (Note 2)		0		30	0		30	MHz	
fCLK	Clock Frequency (Note 3)		0		25	0		25	MHz	
tw	t _W Pulse Width	Clock High	20			20			ns	
	(Note 2)	Clear Low	25			25			113	
tw	t _W Pulse Width (Note 3)	Clock High	25			25			ns	
		Clear Low	30			30			113	
t _{SU}	Setup Time (Notes 1 & 2)		20↓			20↓			ns	
t _{SU}	Setup Time (Notes 1 & 3) Hold Time (Notes 1 & 2)		25↓			25↓			ns	
t _H			0↓			o↓			ns	
t _H	Hold Time (Notes	s 1 & 3)	5↓			5↓			ns	
TA	Free Air Operatin	g Temperature	-55		125	0		70	°C	

Note 1: The symbol (\downarrow) indicates the falling edge of the clock pulse is used for reference.

Note 2: C_L = 15 pF, R_L = 2 k\Omega, T_A = 25°C and V_{CC} = 5V.

Note 3: C_L = 50 pF, R_L = 2 k\Omega, T_A = 25°C and V_{CC} = 5V.

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V
V _{OH} High Level Output Voltage	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		v	
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		
V _{OL} Low Level Output Voltage	Low Level Output	$V_{CC} = Min, I_{OL} = Max$	DM54		0.25	0.4	
	$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0.5	l v	
		$I_{OL} = 4mA, V_{CC} = Min$	DM74		0.25	0.4	
II Input Current @ Max	$V_{CC} = Max, V_I = 7V$	J, K			0.1		
	Input Voltage		Clear			0.3	mA
			Clock			0.4]

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
Iн	High Level Input Current	$V_{CC} = Max$ $V_I = 2.7V$	J, K			20	μΑ
			Clear			60	
			Clock			80	
I _{IL} Low Level Input Current	Low Level Input	V _{CC} = Max	J, K			-0.4	
	$V_{I} = 0.4V$	Clear			-0.8	mA	
		Clock			-0.8		
los	Short Circuit	V _{CC} = Max	DM54	-20		- 100	mA
	Output Current	(Note 2)	DM74	-20		- 100	ШA
Icc	Supply Current	V _{CC} = Max (No	ote 3)		4	6	mA


Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)


		ool Parameter	From (Input) To (Output)					
U Symbo	ymbol			C _L = 15 pF		C _L = 50 pF		Units
				Min	Мах	Min	Max	1
f _M	ЛАХ	Maximum Clock Frequency		30		25		MHz
tP	чLН	Propagation Delay Time Low to High Level Output	Preset to Q		20		24	ns
tp	ΥНL	Propagation Delay Time High to Low Level Output	Preset to \overline{Q}		20		28	ns
tp	чLН	Propagation Delay Time Low to High Level Output	Clear to \overline{Q}		20		24	ns
tp	ΥНL	Propagation Delay Time High to Low Level Output	Clear to Q		20		28	ns
tP	чLН	Propagation Delay Time Low to High Level Output	Clock to Q or \overline{Q}		20		24	ns
tp	ΫHL	Propagation Delay Time High to Low Level Output	Clock to Q or \overline{Q}		20		28	ns


Note 1: All typicals are at V_{CC}\,=\,5V,\,T_{A}\,=\,25^{\circ}C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second. For devices, with feedback from the outputs, where shorting the outputs to ground may cause the outputs to change logic state an equivalent test may be performed where $V_0 = 2.25V$ and 2.125V for DM54 and DM74 series, respectively, with the minimum and maximum limits reduced by one half from their stated values. This is very useful when using automatic test equipment.

Note 3: With all inputs open, I_{CC} is measured with the Q and Q outputs high in turn. At the time of measurement the clock is grounded.







National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.